Product category:
Measurement and Quality Software and SPC
News Release from: Synplicity | Subject: IP encryption flow
Edited by the Manufacturingtalk Editorial
Team on 23 June 2006
Free, non-proprietary IP encryption flow
Synplicity has announced that the company has developed a free, non-proprietary IP encryption flow which permits industry-wide interoperability.
Synplicity, a leading supplier of software for the design and verification of semiconductors, has announced that the company has developed a free, non-proprietary IP encryption flow which permits industry-wide interoperability Synplicity is offering this methodology to the EDA, IP and end-user communities as a means to address the challenges designers face when using protected IP in their design flows, which are often made up of tools from several different EDA providers
This article was originally published on Manufacturingtalk on 18 Apr 2007 at 8.00am (UK)
Related stories
Automatic algorithm implementation
Synplify DSP ASIC Edition software allows users to automatically develop high-quality RTL code from designs specified at the algorithm level for implementation into either an FPGA or ASIC device
Synthesis platform achieves significant growth
True DSP synthesis methodology and close vendor partnerships drive adoption of new wireless IP
The proposed methodology supports tool interoperability and the underlying technology allows IP providers and EDA vendors to deliver solutions to their customers that provide the flexibility and security necessary for an industry standard to emerge.
Synplicity will host a breakfast panel the morning of July 25 at the 2006 Design Automation Conference in San Francisco to discuss this open IP encryption flow and methodology.
Panel members are comprised of representatives from ARM , Cadence Design Systems, Lattice Semiconductor, VSI Alliance (VSIA), Xilinx, and Synplicity.
Further reading
High-speed verification and total bug visibility
Synplicity revolutionises ASIC verification methodology with new TotalRecall technology
Optimal support for Xilinx Spartan-3A devices
Synplify Pro Software offers design tool advantages for new low-cost, high-volume devices.
FPGA synthesis solution utilises true timing
Synplify Pro FPGA synthesis and Synplify DSP true DSP Synthesis software solutions have been upgraded to support Altera's Stratix III FPGAs.
This proposed IP encryption methodology, which is applicable to both FPGA and ASIC design flows, should significantly simplify the integration of IP for designers.
Some EDA companies have attempted to offer their own proprietary encryption schemes, but they did not satisfy user needs because design flows typically consist of tools from more than one EDA vendor.
The proposed non-proprietary methodology would allow IP vendors to create a single version of the encrypted data that can be used by tools from multiple EDA vendors.
"The open IP encryption environment proposed by Synplicity would facilitate the use of protected IP throughout the design flow, from IP vendor to EDA vendor to silicon supplier," stated Gary Meyers, President and CEO at Synplicity.
"This methodology aims to create a standard for encryption and decryption in electronic design flows, which would support industry-wide interoperability, for any application where FPGAs or ASICs are used." The methodology utilizes openly available, well-tested, and Government approved encryption methods combined with an encryption embedding mechanism proposed by Cadence for the next revision of IEEE 1364-2005.
The methodology permits IP vendors to choose how far encryption persists through the design flow and includes the option of encryption all the way to the semiconductor.
This generic cryptosystem approach combines symmetric encryption (also called symmetric cipher, such as DES, 3DES and AES) with asymmetric encryption (also called public key encryption, such as RSA).
"A standard mechanism for IP encryption will permit users to easily employ encrypted IP with a wide variety of design flows," added Meyers.
"IP vendors will benefit from the protection of their proprietary ideas while enjoying the benefits of its widespread accessibility.
EDA vendors will be able to offer tools that accommodate the increasing variety of IP without having to deal with hundreds of different protection mechanisms.
In addition, the semiconductor vendors, who often provide IP, will also benefit from the shorter design times made possible by the extensive use of IP." Synplicity to Host IP Encryption Breakfast Panel during DAC 2006 To provide more information on the new methodology, Synplicity will host a panel discussion during the Design Automation Conference entitled, "An Industry Standard IP Protection System for EDA Tool Flows." Panelists will include representatives from ARM, Cadence Design Systems, Lattice Semiconductor, Synplicity, VSIA, and Xilinx, and will be moderated by Gabe Moretti, Gabe on EDA.
The panel session will be held on Tuesday, July 25, 2006 from 7:30 to 9:15 a.m.
in Room 302 of the Moscone Center.
The panel session is open to all DAC attendees.
• Synplicity: contact details and other news
• Email this article to a colleague
• Register for the free Manufacturingtalk email newsletter
• Manufacturingtalk Home Page
Search the Pro-Talk network of sites
